RISC-V Assembly Inference Engine

Built an end-to-end neural-network inference pipeline in RISC-V assembly. Implemented matrix I/O, dot product, matmul, ReLU, argmax, and classification routines with manual memory management and automated tests.